| Re: Aw: Re: [hatari-devel] MegaSTE cache emulation issues |
[ Thread Index |
Date Index
| More lists.tuxfamily.org/hatari-devel Archives
]
- To: hatari-devel@xxxxxxxxxxxxxxxxxxx
- Subject: Re: Aw: Re: [hatari-devel] MegaSTE cache emulation issues
- From: Nicolas Pomarède <npomarede@xxxxxxxxxxxx>
- Date: Wed, 2 Jul 2025 23:09:13 +0200
- Dkim-signature: v=1; a=rsa-sha256; c=relaxed/simple; d=corp.free.fr; s=rcs; t=1751490558; bh=f9J4zKIysRRBIt6m8CQE89Jvs1wyg5650jqDG0QtWAo=; h=Date:Subject:From:To:Reply-To:References:In-Reply-To:From; b=h8kiuE3kfwahOjbF3HSbYR0vuFgdkcI+UB5hj+ONfxjF4eTkmTW03HawGuJStx/n5 CnRnrbnDsXRVgv9nnYOwibUxTzuVxNeNRJfOovaEjm3VwRTZH+ATV/UBaKbU0NfUi6 WFZ3mxMhhyBgbBZ1/36mzpvgcg8l8RczLGg9oc1jKIyDx71s/6KAAQxHLW6VRJLfmr uLu0U5IK3R7FKEnNHmCUgsAF43AcJE5B98BHEbigB6rTgNHnbpA0i1bfmUVfDDZKmH qJDIgH67zUGNXu7oNy1JzigWtUMbsXUS43LhEzY/7Fi2f0U1VF2KS2vqW358/SU6gc Xpw8eApw8HrVA==
Le 02/07/2025 à 16:24, Nicolas Pomarède a écrit :
Regarding bus error, I also need to add the case where memory between 0
and 0x800 is accessed without being in supervisor mode, which also
triggers a bus error and should flush the cache.
Updated code was pushed, Hatari now matches the result of your
mscatest.tos test program, both for DTA structure and for bus error access.
Accesses causing address error will also prevent data from being cached,
which was not the case with initial cache emulation
thanks again for the report / analysis
Nicolas