Re: [hatari-devel] Possible bug in 060 exception stack frames |
[ Thread Index | Date Index | More lists.tuxfamily.org/hatari-devel Archives ]
On Montag, 18. Januar 2021 21:10:05 CET Toni Wilen wrote: > Enabled inexact...passed
I still get errors (see attached file). Also i still get an Address error when i allow it run the fmovem.l #xx,fpcr/fpsr test. Are there any differences in exception handling for Hatari/WINUAE? I noticed some ifdefs there, but i can't tell whether thats the reason.
|
Testing 68060 ISP started: 64-bit multiply...passed 64-bit divide...passed cmp2,chk2...passed movep...passed Effective addresses...passed cas...passed cas2...passed Testing 68060 FPSP started: Unimplemented <ea>...failed: 00000002 expected: FPCR=00000000 FPSR=00000108 FPIAR=010204dc FP0= 3e660000 d0ed23e8 d14035bc FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=00000000 FPIAR=010204dc FP0= 3e660000 d0ed23e8 d1403800 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Unimplemented data type/format...failed: 00000001 expected: FPCR=00000000 FPSR=08000000 FPIAR=01021168 FP0= c0010000 80000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=0c000000 FPIAR=01021168 FP0= 80000000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 failed: 00000002 expected: FPCR=00000000 FPSR=08000000 FPIAR=01021226 FP0= 80170000 fffffffe 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=0c000000 FPIAR=01021226 FP0= 80000000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 failed: 00000003 expected: FPCR=00000000 FPSR=00000108 FPIAR=010212dc FP0= 3e660000 d0ed23e8 d14035bc FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=00000000 FPIAR=010212dc FP0= 3e660000 d0ed23e8 d1403800 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Non-maskable overflow...failed: 00000001 expected: FPCR=00000000 FPSR=02001048 FPIAR=01020a78 FP0= 7fff0000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=02000000 FPIAR=01020a78 FP0= 7fff0000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Non-maskable underflow...failed: 00000001 expected: FPCR=00000000 FPSR=00000800 FPIAR=01020d14 FP0= 00000000 40000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=04000000 FPIAR=01020d14 FP0= 00000000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Testing 68060 FPSP unimplemented instruction started: Unimplemented FP instructions...failed: 00000002 expected: FPCR=00000000 FPSR=00000208 FPIAR=01020124 FP0= 3fff0000 80000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=00000208 FPIAR=01020124 FP0= 3ffe0000 ffffffff fffff800 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 failed: 00000003 expected: FPCR=00000000 FPSR=00000208 FPIAR=010201c2 FP0= 40000000 935d8ddd aaa8ac17 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000000 FPSR=00000208 FPIAR=010201c2 FP0= 40000000 935d8ddd aaa8a800 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Testing 68060 FPSP exception enabled started: Enabled SNAN...failed: 00000001 expected: FPCR=00004000 FPSR=09004080 FPIAR=01020ecc FP0= ffff0000 00000000 00000001 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00004000 FPSR=09000000 FPIAR=01020ecc FP0= ffff0000 40000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Enabled OPERR...failed: 00000001 expected: FPCR=00002000 FPSR=01002080 FPIAR=01020fa8 FP0= ffff0000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00002000 FPSR=09000000 FPIAR=01020fa8 FP0= ffff0000 40000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Enabled overflow...failed: 00000001 expected: FPCR=00001000 FPSR=02001048 FPIAR=01020b58 FP0= 7fff0000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00001000 FPSR=02000000 FPIAR=01020b58 FP0= 7fff0000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Enabled underflow...failed: 00000001 expected: FPCR=00000800 FPSR=00000800 FPIAR=01020c38 FP0= 00000000 40000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000800 FPSR=04000000 FPIAR=01020c38 FP0= 00000000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Enabled DZ...failed: 00000001 expected: FPCR=00000400 FPSR=02000410 FPIAR=01021084 FP0= 40000000 80000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000400 FPSR=02000000 FPIAR=01021084 FP0= 7fff0000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed Enabled inexact...failed: 00000001 expected: FPCR=00000200 FPSR=00000208 FPIAR=01020df0 FP0= 50000000 80000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 got: FPCR=00000200 FPSR=02000000 FPIAR=01020df0 FP0= 7fff0000 00000000 00000000 FP1= 7fff0000 7fffffff fffff800 FP2= 7fff0000 7fffffff fffff800 FP3= 7fff0000 7fffffff fffff800 FP4= 7fff0000 7fffffff fffff800 FP5= 7fff0000 7fffffff fffff800 FP6= 7fff0000 7fffffff fffff800 FP7= 7fff0000 7fffffff fffff800 passed
Mail converted by MHonArc 2.6.19+ | http://listengine.tuxfamily.org/ |