[hatari-devel] Instruction cache misses and CPU cycles

[ Thread Index | Date Index | More lists.tuxfamily.org/hatari-devel Archives ]


Hi,

Does this look even remotely right:
---------
> d 0xe2f044
$e2f044 : 3f00            move.w    d0,-(sp)  0.31% (43303, 173268, 43303)
$e2f046 : 4eb9 00e2 fe7e  jsr       $e2fe7e   0.31% (43303, 433172, 0)
$e2f04c : 548f            addq.l    #2,sp     0.31% (43303, 34, 86597)
$e2f04e : 4a80            tst.l     d0        0.31% (43303, 86692, 28)
$e2f050 : 674a            beq.s     $e2f09c   0.31% (43303, 86666, 43299)
---------
?

It's from EmuTOS bootup.

"addq.l" shows a large number of instruction cache misses
(assumable due to "rts" from "jsr" on above line), but
only 34 CPU cycles used by that instruction.

Profiler DEBUG output shows that it mostly gets zero CPU
cycles.   Are they e.g. assigned to next instruction?


	- Eero



Mail converted by MHonArc 2.6.19+ http://listengine.tuxfamily.org/