[AD] CPUID SSE3 detection |
[ Thread Index | Date Index | More lists.liballeg.org/allegro-developers Archives ]
add this one also...cpu_capabilities |= (reg[2] & 0x01 ? CPU_SSE3 : 0 ); // %ecx (SSE1,SSE2 are on %edx)
Mail converted by MHonArc 2.6.19+ | http://listengine.tuxfamily.org/ |