Re: [AD] masked_blit 106% faster !! |
[ Thread Index | Date Index | More lists.liballeg.org/allegro-developers Archives ]
Eduard Bloch wrote:
Please correct me if I am wrong: SSE is Intels Instruction set for >= PIII, 3DNow! is AMD's for K6 and higher, and Enhanced-3DNow! (aka 3DNow!+) is an improved Athlon version. Why do you think iSSE == 3DNow! ?
SSE != 3DNow!, but SSE ~= 3DNow!. Some SSE instructions exist in 3DNow! too (with the same opcode). That's especially true for MMX+ instructions, which is what I use.
If course, it is not 3Dnow.
It is according to AMD... -- - Robert J Ohannessian "Microsoft code is probably O(n^20)" (my CS prof) http://pages.infinit.net/voidstar/
Mail converted by MHonArc 2.6.19+ | http://listengine.tuxfamily.org/ |